Principal Engineer – ASIC SoC Design

12+ years hands-on IP & SoC RTL design experience; expertise in micro-architecture, Verilog/SystemVerilog, RTL integration, CDC, synthesis, STA, power analysis; scripting languages; strong problem-solving and communication skills.