Mixed-Signal Design Engineer – RTL and Co-Simulation

B.S. or MS in Electrical Engineering or equivalent; 1-3 years of analog-digital co-simulation and digital RTL design for power controllers; experience with synthesizable Verilog or SystemVerilog RTL; strong teamwork and interpersonal skills.