Senior Staff Engineer, Design Verification (Power & Analog IC's)

Bachelor's degree in Electrical Engineering or equivalent; 12+ years verification experience with UVM; experience with simulators, revision control, regression systems; knowledge of SoC architecture, mixed-signal designs, analog components; scripting in Perl/Python; UVM, Verilog, SV, C/C++, Shell.